Integrating RAM and Disk Based Verification within the Mur-phi Verifier

نویسندگان

  • Giuseppe Della Penna
  • Benedetto Intrigila
  • Igor Melatti
  • Enrico Tronci
  • Marisa Venturini Zilli
چکیده

We present a verification algorithm that can automatically switch from RAM based verification to disk based verification without discarding the work done during the RAM based verification phase. This avoids having to choose beforehand the proper verification algorithm. Our experimental results show that typically our integrated algorithm is as fast as (sometime faster than) the fastest of the two base (i.e. RAM based and disk based) verification algorithms.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Integrating RAM and Disk Based Verification within the Murφ Verifier

We present a verification algorithm that can automatically switch from RAM based verification to disk based verification without discarding the work done during the RAM based verification phase. This avoids having to choose beforehand the proper verification algorithm. Our experimental results show that typically our integrated algorithm is as fast as (sometime faster than) the fastest of the t...

متن کامل

Exploiting Transition Locality in the Disk Based Murφ Verifier

The main obstruction to automatic verification of Finite State Systems is the huge amount of memory required to complete the verification task (state explosion). This motivates research on distributed as well as disk based verification algorithms. In this paper we present a disk based Breadth First Explicit State Space Exploration algorithm as well as an implementation of it within the Murφ ver...

متن کامل

The Mur' Verification System

Computer Systems Laboratory Stanford University Email: [email protected] Abstract. This is a brief overview of the Mur' verification system. The Mur' description language Mur' is both a description language and a verifier for finite state concurrent systems [DDHY92]. It is appropriate for protocols and finite-state systems which can reasonably be modelled as a collection of processes that ru...

متن کامل

Risk Management and Control of Dams Based on Integrating TOPSIS and RAM-D Techniques (Case Study: Paveh Rood Dam, Iran)

The purpose of this study was to manage the risks of Paveh Rood Dam at constructional phase by integrating TOPSIS & RAM-D techniques. After investigating the environmental conditions of the study area and the technical specifications of the dam, the risks of the dam construction were listed in a questionnaire. After analyzing the given scores by Preliminary Hazard Analysis (PHA), Technique for ...

متن کامل

An Executable Specification and Verifier for Relaxed Memory Order

ÐThe Mur' description language and verification system for finite-state concurrent systems is applied to the problem of specifying a family of multiprocessor memory models described in the SPARC Version 9 architecture manual. The description language allows for a straightforward operational description of the memory model which can be used as a specification for programmers and machine architec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003